Veryl registryveryl-lang/vip · vipSource ↗

Keyboard shortcuts

Press ← or → to navigate between chapters

Press ? to show this help

Press Esc to hide this help

axi4_stream_checker

clocked component

Passive AXI4-Stream protocol checker. Connect to the monitor modport; it drives nothing and fails the test on any handshake violation. Works at any bus width (payloads compare as values).

Parameters

TIMEOUT u64 optional Cycles TVALID may stay high without TREADY before a hang is reported.
REPORT str optional If set, the end-of-test coverage summary is written to this path.

Ports

clk input clock Bus clock.
rst input reset Bus reset; while asserted TVALID must stay low.
axi modport $std::axi4_stream_if.monitor

Requires

file

Usage

inst u0: $comp::axi4_stream_checker (clk, rst, axi: );