Veryl registryrggen/rggen-veryl-rtl · rggenSource ↗

Keyboard shortcuts

Press or to navigate between chapters

Press ? to show this help

Press Esc to hide this help

rggen_wishbone_bridge

Parameters


ADDRESS_WIDTH u32
USE_STALL bbool

Ports


i_clk input clock
i_rst input reset
bus_if modport rggen_bus_if slave
wishbone_if modport rggen_wishbone_if master